MT48LC2M32B2TG-6:G

synchronous DRAM, 67,108,864-bits, TSOP48, 3.3V, 64ms, 4,096-cycle, MT48LC2M32B2TG-6:G

Rated 5 Rating 5 | reviews | Write a review

Price:: US $1.50~2.50 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $1.50~2.50

PartNumber:: MT48LC2M32B2TG-6:G

Brand:: Micron Technology - MT | Pack: DIP | D/C: 10+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Mr. Chen's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2012-05-31

From Other Seller

Part Number:MT48LC2M32B2TG-6:G
US $1.50 - 2.50
SIL9030CTU

US $2.50 - 5.10 / Piece
(0) Remove
LM285M-2.5

US $0.16 - 0.25 / Piece
(0) Remove
Quantity:

piece

Product Summary

The MT48LC2M32B2TG-6:G is a high-speed CMOS, dynamic random-access memory containing 67,108,864-bits. The MT48LC2M32B2TG-6:G is internally configured as a quad-bank DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). The MT48LC2M32B2TG-6:G is designed to operate in 3.3V, low-power memory systems. An auto refresh mode is provided, along with a power-saving, power-down mode. All inputs and outputs are LVTTL-compatible.

Parametrics

MT48LC2M32B2TG-6:G absolute maximum ratings: (1)Voltage on VDD, VDDQ Supply Relative to VSS: -1V to +4.6V; (2)Voltage on Inputs, NC or I/O Pins Relative to VSS: -1V to +4.6V; (3)Operating Temperature, TA: 0℃ to +70℃; (4)Extended Temperature: -40℃ to +85℃; (5)Storage Temperature (plastic): -55℃ to +150℃; (6)Power Dissipation: 1W.

Features

MT48LC2M32B2TG-6:G features: (1)PC100 functionality; (2)Fully synchronous; all signals registered on positive edge of system clock; (3)Internal pipelined operation; column address can be changed every clock cycle; (4)Internal banks for hiding row access/precharge; (5)Programmable burst lengths: 1, 2, 4, 8, or full page; (6)Auto Precharge, includes CONCURRENT AUTO PRECHARGE, and Auto Refresh Modes; (7)Self Refresh Mode; (8)64ms, 4,096-cycle refresh (15.6μs/row); (9)LVTTL-compatible inputs and outputs; (10)Single +3.3V ±0.3V power supply; (11)Supports CAS latency of 1, 2, and 3.